Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3743
Full metadata record
DC FieldValueLanguage
dc.creatorMedeiro, Fernando-
dc.creatorPérez-Verdú, Belén-
dc.creatorRosa, José M. de la-
dc.creatorRodríguez-Vázquez, Ángel-
dc.date2008-04-25T10:23:12Z-
dc.date2008-04-25T10:23:12Z-
dc.date1998-03-
dc.date.accessioned2017-01-31T01:03:48Z-
dc.date.available2017-01-31T01:03:48Z-
dc.identifierElectronics Letters 34(5): 422-424 (1998)-
dc.identifier0013-5194-
dc.identifierhttp://hdl.handle.net/10261/3743-
dc.identifier10.1049/el:19980270-
dc.identifier1350-911X-
dc.identifier.urihttp://dspace.mediu.edu.my:8181/xmlui/handle/10261/3743-
dc.descriptionEl pdf del artículo es la versión post-print.-
dc.descriptionThis paper presents a ΣΔ modulator (ΣΔM) which combines single-bit and multi-bit quantization in a cascade architecture to obtain high resolution with low oversampling ratio. It is less sensitive to the non-linearity of the DAC than those previously reported, thus enabling the use of very simple analog circuitry with neither calibration nor trimming required.-
dc.descriptionThis work has been supported by Spanish C.I.C.Y.T. under contract TIC97-0580.-
dc.descriptionPeer reviewed-
dc.format1193393 bytes-
dc.formatapplication/pdf-
dc.languageeng-
dc.publisherInstitute of Electrical and Electronics Engineers-
dc.relationPostprint-
dc.relationhttp://dx.doi.org/10.1049/el:19980270-
dc.rightsopenAccess-
dc.subjectMulti-bit ΣΔ modulator-
dc.subjectHigh-speed ADC-
dc.titleMulti-bit cascade ΣΔ modulator for high-speed A/D conversion with reduced sensitivity to DAC errors-
dc.typeArtículo-
Appears in Collections:Digital Csic

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.