Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3841
Full metadata record
DC FieldValueLanguage
dc.creatorRío, Rocío del-
dc.creatorMedeiro, Fernando-
dc.creatorRosa, José M. de la-
dc.creatorPérez-Verdú, Belén-
dc.creatorRodríguez-Vázquez, Ángel-
dc.date2008-04-29T05:32:52Z-
dc.date2008-04-29T05:32:52Z-
dc.date2000-11-
dc.date.accessioned2017-01-31T01:05:35Z-
dc.date.available2017-01-31T01:05:35Z-
dc.identifierIn "CMOS 0.35-um Digital Technology Multi-Bit Cascade Sigma-Delta Modulator in CMOS 0.35μm Digital Technology”. Proc. of the XV Design of Circuits and Integrated Systems Conference, pp. 133-138, Montpellier (France), November 2000.-
dc.identifierhttp://hdl.handle.net/10261/3841-
dc.identifier.urihttp://dspace.mediu.edu.my:8181/xmlui/handle/10261/3841-
dc.descriptionThis paper presents a 4th-order 3-stage cascade SD modulator that achieves 14-bit dynamic range at 4MS/s using low oversampling ratio. It includes a programmable multi-bit quantizer in the last stage, providing 2-, 3-, or 4-bit internal resolution. The modulator is implemented with fully-differential switched capacitor circuits in a CMOS 0.35-um digital technology. The estimated power consumption is 78mW, from a 3.3-V supply.-
dc.descriptionThis work has been partially supported by the ESPRIT Project 29261 and the CICYT Project TIC 97-0580.-
dc.descriptionPeer reviewed-
dc.format164388 bytes-
dc.formatapplication/pdf-
dc.languageeng-
dc.rightsopenAccess-
dc.subjectAnalog-to-Digital Converters-
dc.subjectSigma-Delta Modulators-
dc.titleA 14-bit 4-MS/s Multi-bit Cascade Sigma-Delta Modulator in CMOS 0.35-um Digital Technology-
dc.typeArtículo-
Appears in Collections:Digital Csic

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.