Please use this identifier to cite or link to this item:
http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3846Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.creator | Tortosa, Ramón | - |
| dc.creator | Rosa, José M. de la | - |
| dc.creator | Rodríguez-Vázquez, Ángel | - |
| dc.creator | Fernández, Francisco V. | - |
| dc.date | 2008-04-29T05:52:56Z | - |
| dc.date | 2008-04-29T05:52:56Z | - |
| dc.date | 2005-11 | - |
| dc.date.accessioned | 2017-01-31T01:05:44Z | - |
| dc.date.available | 2017-01-31T01:05:44Z | - |
| dc.identifier | R. Tortosa, J.M. de la Rosa, A. Rodríguez-Vázquez and F.V. Fernández: "Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time ΣΔ Modulators with NRZ DAC". Proceeding of the 2005 Conference on Design of Circuits and Integrated Systems, Lisbon, November 2005. | - |
| dc.identifier | http://hdl.handle.net/10261/3846 | - |
| dc.identifier.uri | http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3846 | - |
| dc.description | This paper analyses the effect of the clock jitter error in multi-bit continuous-time ΣΔ modulators with non-return-to-zero feedback waveform. Derived expressions show that the jitter-induced noise power can be separated into two main components: one that depends on the modulator loop filter transfer function and the other one due to the input signal parameters, i.e amplitude and frequency. The latter component, not considered in previous approaches, allows us to accurately predict the resolution loss caused by jitter, showing effects not taken into account up to now in literature which are specially critical in broadband telecom applications. Moreover, the use of state-space formulation makes the analysis quite general and applicable to either cascade or single-loop architectures. Time-domain simulations of several modulator topologies intended for VDSL application are given to validate the presented analysis. | - |
| dc.description | This work has been supported by the Spanish Ministry of Science and Education (with support from the European Regional Development Fund) under contracts TEC2004-01752/MIC and TIC2003-02355. | - |
| dc.description | Peer reviewed | - |
| dc.format | 297651 bytes | - |
| dc.format | application/pdf | - |
| dc.language | eng | - |
| dc.rights | openAccess | - |
| dc.subject | Clock jitter | - |
| dc.subject | Continuous-Time Circuits | - |
| dc.title | Effect of Clock Jitter Error on the Performance Degradation of Multi-bit Continuous-Time ΣΔ Modulators With NRZ DAC | - |
| dc.type | Artículo | - |
| Appears in Collections: | Digital Csic | |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.