Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/10261/3852
Full metadata record
DC FieldValueLanguage
dc.creatorRío, Rocío del-
dc.creatorRosa, José M. de la-
dc.creatorPérez-Verdú, Belén-
dc.creatorMedeiro, Fernando-
dc.creatorRodríguez-Vázquez, Ángel-
dc.date2008-04-29T06:35:22Z-
dc.date2008-04-29T06:35:22Z-
dc.date1999-
dc.date.accessioned2017-01-31T01:05:54Z-
dc.date.available2017-01-31T01:05:54Z-
dc.identifierProceedings of the XIV Design of Circuits and Integrated Systems Conference: 727-732 (1999)-
dc.identifierhttp://hdl.handle.net/10261/3852-
dc.identifier.urihttp://dspace.mediu.edu.my:8181/xmlui/handle/10261/3852-
dc.descriptionComunicación presentada al "XIV Design of Circuits and Integrated Systems Conference" celebrado en Palma de Mallorca (Spain) en Noviembre de 1999.-
dc.descriptionThis paper presents a detailed study on the transient response of SC integrators taking into account the effects of amplifier finite gain-bandwidth product and slew-rate during, unlike previous models, both the integration and sampling phases. Results are applied to the design of high-speed low-power ΣΔ modulators and simplified equations are obtained for manual-estimation of the settling error power.-
dc.descriptionThis work has been partially supported by the ESPRIT Project 29261 and the CICYT Project TIC 97-0580.-
dc.descriptionPeer reviewed-
dc.format101890 bytes-
dc.formatapplication/pdf-
dc.languageeng-
dc.rightsopenAccess-
dc.subjectSwitched-capacitor circuits-
dc.subjectΣ-Δ modulators-
dc.titleReliable analysis of settling errors in SC integrators - application to high-speed low-power ΣΔ modulators design-
dc.typeComunicación de congreso-
Appears in Collections:Digital Csic

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.