Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/1721.1/6436
Full metadata record
DC FieldValueLanguage
dc.creatorBatali, John-
dc.date2004-10-04T14:56:18Z-
dc.date2004-10-04T14:56:18Z-
dc.date1981-05-01-
dc.date.accessioned2013-10-09T02:45:27Z-
dc.date.available2013-10-09T02:45:27Z-
dc.date.issued2013-10-09-
dc.identifierAIM-869-
dc.identifierhttp://hdl.handle.net/1721.1/6436-
dc.identifier.urihttp://koha.mediu.edu.my:8181/xmlui/handle/1721-
dc.descriptionSome well understood and well justified algorithms for early visual processing must be implemented in hardware for later visual processing to be studied. This paper describes the design and hardware implementation of a particular operator of visual processing. I constructed an NMOS VLSI circuit that computes the gradient, and detects zero-crossings, in a digital video image in real time. The algorithms employed by the chip, the design process that led to it, and its capabilites and limitations are discussed. For hardware to be a useful tool for AI, designing it must be as much like programming as possible. This paper concludes with some discussion of how such a goal can be met.-
dc.format8541128 bytes-
dc.format2839034 bytes-
dc.formatapplication/postscript-
dc.formatapplication/pdf-
dc.languageen_US-
dc.relationAIM-869-
dc.titleA Vision Chip-
Appears in Collections:MIT Items

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.