Please use this identifier to cite or link to this item: http://dspace.mediu.edu.my:8181/xmlui/handle/1721.1/6636
Full metadata record
DC FieldValueLanguage
dc.creatorFillo, Marco-
dc.creatorKeckler, Stephen W.-
dc.creatorDally, William J.-
dc.creatorCarter, Nicholas P.-
dc.creatorChang, Andrew-
dc.creatorGurevich, Yevgeny-
dc.creatorLee, Whay S.-
dc.date2004-10-08T20:35:59Z-
dc.date2004-10-08T20:35:59Z-
dc.date1995-03-01-
dc.date.accessioned2013-10-09T02:46:20Z-
dc.date.available2013-10-09T02:46:20Z-
dc.date.issued2013-10-09-
dc.identifierAIM-1532-
dc.identifierhttp://hdl.handle.net/1721.1/6636-
dc.identifier.urihttp://koha.mediu.edu.my:8181/xmlui/handle/1721-
dc.descriptionThe M-Machine is an experimental multicomputer being developed to test architectural concepts motivated by the constraints of modern semiconductor technology and the demands of programming systems. The M- Machine computing nodes are connected with a 3-D mesh network; each node is a multithreaded processor incorporating 12 function units, on-chip cache, and local memory. The multiple function units are used to exploit both instruction-level and thread-level parallelism. A user accessible message passing system yields fast communication and synchronization between nodes. Rapid access to remote memory is provided transparently to the user with a combination of hardware and software mechanisms. This paper presents the architecture of the M-Machine and describes how its mechanisms maximize both single thread performance and overall system throughput.-
dc.format393487 bytes-
dc.format284613 bytes-
dc.formatapplication/postscript-
dc.formatapplication/pdf-
dc.languageen_US-
dc.relationAIM-1532-
dc.titleThe M-Machine Multicomputer-
Appears in Collections:MIT Items

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.