Please use this identifier to cite or link to this item:
http://dspace.mediu.edu.my:8181/xmlui/handle/1957/1202| Title: | Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth |
| Authors: | Fiez, Terri Coakley, Jim Moon, Un-Ku Mayaram, Kartikeya Temes, Gábor |
| Keywords: | delta sigma continuous-time modulator calibration |
| Issue Date: | 16-Oct-2013 |
| Description: | Graduation date: 2006 In recent years, there has been growing interest in both industry and academia to use continuous-time (CT) Δ-Σ A/D converters for wideband wireless and wireline communication applications. So far no reported CT Δ-Σ A/D modulator achieves 14-bit or higher dynamic range (DR) with more than 2MHz signal bandwidth (equivalently 4MS/s). This dissertation presents the realization of a continuous-time (CT) Δ-Σ A/D modulator providing 80.5dB SNDR and 85dB DR with 5MS/s output data rate in a 2.5V 0.25µm CMOS process. The modulator has a single-stage dual-loop architecture allowing large quantizer delay. A 17-level quantizer is used to increase resolution and non-return-to-zero DACs are adopted to reduce clock jitter sensitivity. Capacitor tuning is utilized to overcome time-constant variation. On-chip self-calibration is implemented to suppress DAC nonlinearity. Combining techniques to address various design challenges, the modulator consumes 50mW with 60MHz sampling rate. |
| URI: | http://koha.mediu.edu.my:8181/xmlui/handle/1957/1202 |
| Other Identifiers: | http://hdl.handle.net/1957/1202 |
| Appears in Collections: | ScholarsArchive@OSU |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.