Please use this identifier to cite or link to this item:
http://dspace.mediu.edu.my:8181/xmlui/handle/1957/3874| Title: | Comparison and impact of substrate noise due to clocked and clockless circuitry |
| Authors: | Fiez, Terri S Mayaram, Kartikeya Liu, Huaping Hetherington, William |
| Keywords: | substrate noise synchronous circuit asynchronous circuit null convention logic delta sigma modulator |
| Issue Date: | 16-Oct-2013 |
| Description: | Graduation date: 2007 Delay insensitive asynchronous circuitry provides significant advantages with respect to substrate noise due to localized switching. The differences between the substrate noise from NULL Convention Logic (NCL) and traditional Clocked Boolean Logic (CBL) are described and analyzed based on measured results. A test chip fabricated in the TSMC 0.25 um process shows that a pseudo-random number generator implemented with NCL generates 23 dB less substrate noise compared to the equivalent synchronous design. In a larger scale digital circuit, the substrate noise improvement offered by an asynchronous 8051 processor over its synchronous counterpart was nearly 10 dB. The effect of this substrate noise on an analog circuit was explored with a delta sigma modulator (DSM) example. The SNR performance of a second order DSM was not affected by the substrate noise from the NCL 8051 processor while it experiences up to 15 dB degradation when the CBL 8051 processor is clocked near integer multiples of the DSM sampling frequency. |
| URI: | http://koha.mediu.edu.my:8181/xmlui/handle/1957/3874 |
| Other Identifiers: | http://hdl.handle.net/1957/3874 |
| Appears in Collections: | ScholarsArchive@OSU |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.