Please use this identifier to cite or link to this item:
http://dspace.mediu.edu.my:8181/xmlui/handle/1957/445| Title: | Design techniques for radiation hardened-phase locked loops |
| Authors: | Mayaram, Kartikeya Moon, Un-Ku Jander, Albrecht Kimura, Shoichi |
| Keywords: | Radiation hardened Phase-locked loops |
| Issue Date: | 16-Oct-2013 |
| Description: | Graduation date: 2006 Spacecrafts experience radiation in the course of their operation and all electronic equipment on board these spacecrafts has to be designed to withstand the effects of this radiation. This thesis describes the effects of total ionization dose (TID) and single event transients (SET) in phase-locked loops - an important circuit block for communication circuits and clock generation. The design of a digital phase-locked loop made tolerant to SET through redundancy and error correction techniques has been described. Digital phase-locked loops can also incorporate self-calibration techniques to compensate for the effects of TID. A linear analysis is presented for the design of digital phase-locked loops. This digital phase-locked loop was fabricated in the Honeywell 0.35 μm SOI CMOS process. |
| URI: | http://koha.mediu.edu.my:8181/xmlui/handle/1957/445 |
| Other Identifiers: | http://hdl.handle.net/1957/445 |
| Appears in Collections: | ScholarsArchive@OSU |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.