| dc.creator |
Teo, L.W. |
|
| dc.creator |
Ho, Van Tai |
|
| dc.creator |
Tay, M.S. |
|
| dc.creator |
Lei, Y. |
|
| dc.creator |
Choi, Wee Kiong |
|
| dc.creator |
Chim, Wai Kin |
|
| dc.creator |
Antoniadis, Dimitri A. |
|
| dc.creator |
Fitzgerald, Eugene A. |
|
| dc.date |
2003-11-20T21:51:37Z |
|
| dc.date |
2003-11-20T21:51:37Z |
|
| dc.date |
2003-01 |
|
| dc.date.accessioned |
2013-10-09T02:31:50Z |
|
| dc.date.available |
2013-10-09T02:31:50Z |
|
| dc.date.issued |
2013-10-09 |
|
| dc.identifier |
http://hdl.handle.net/1721.1/3712 |
|
| dc.identifier.uri |
http://koha.mediu.edu.my:8181/xmlui/handle/1721 |
|
| dc.description |
A method of synthesizing and controlling the size of germanium nanocrystals is developed. A tri-layer metal-insulator-semiconductor (MIS) memory device structure comprising of a thin (~5nm) silicon dioxide (SiO₂) layer grown using rapid thermal oxidation (RTO), followed by a layer of Ge+SiO₂ of varying thickness (3 - 6 nm) deposited using a radio frequency (rf) co-sputtering technique, and a capping SiO₂ layer (50nm) deposited using rf sputtering is investigated. It was verified that the size of germanium (Ge) nanocrystals in the vertical z-direction in the trilayer memory device was controlled by varying the thickness of the middle (cosputtered Ge+SiO₂) layer. From analyses using transmission electron microscopy and capacitance-voltage measurements, we deduced that both electrons and holes are most likely stored within the nanocrystals in the middle layer of the trilayer structure rather than at the interfaces of the nanocrystals with the oxide matrix. |
|
| dc.description |
Singapore-MIT Alliance (SMA) |
|
| dc.format |
795018 bytes |
|
| dc.format |
application/pdf |
|
| dc.language |
en_US |
|
| dc.relation |
Advanced Materials for Micro- and Nano-Systems (AMMNS); |
|
| dc.subject |
Ge nanocrystal |
|
| dc.subject |
floating gate |
|
| dc.subject |
metal-insulator-semiconductor |
|
| dc.title |
Charge Storage Mechanism and Size Control of Germanium Nanocrystals in a Tri-layer Insulator Structure of a MIS Memory Device |
|
| dc.type |
Article |
|