Show simple item record

dc.creator Batali, John
dc.date 2004-10-04T14:56:18Z
dc.date 2004-10-04T14:56:18Z
dc.date 1981-05-01
dc.date.accessioned 2013-10-09T02:45:27Z
dc.date.available 2013-10-09T02:45:27Z
dc.date.issued 2013-10-09
dc.identifier AIM-869
dc.identifier http://hdl.handle.net/1721.1/6436
dc.identifier.uri http://koha.mediu.edu.my:8181/xmlui/handle/1721
dc.description Some well understood and well justified algorithms for early visual processing must be implemented in hardware for later visual processing to be studied. This paper describes the design and hardware implementation of a particular operator of visual processing. I constructed an NMOS VLSI circuit that computes the gradient, and detects zero-crossings, in a digital video image in real time. The algorithms employed by the chip, the design process that led to it, and its capabilites and limitations are discussed. For hardware to be a useful tool for AI, designing it must be as much like programming as possible. This paper concludes with some discussion of how such a goal can be met.
dc.format 8541128 bytes
dc.format 2839034 bytes
dc.format application/postscript
dc.format application/pdf
dc.language en_US
dc.relation AIM-869
dc.title A Vision Chip


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account