DSpace Repository

Generating Circuit Tests by Exploiting Designed Behavior

Show simple item record

dc.creator Shirley, Mark Harper
dc.date 2004-10-20T20:00:33Z
dc.date 2004-10-20T20:00:33Z
dc.date 1988-12-01
dc.date.accessioned 2013-10-09T02:47:10Z
dc.date.available 2013-10-09T02:47:10Z
dc.date.issued 2013-10-09
dc.identifier AITR-1099
dc.identifier http://hdl.handle.net/1721.1/6830
dc.identifier.uri http://koha.mediu.edu.my:8181/xmlui/handle/1721
dc.description This thesis describes two programs for generating tests for digital circuits that exploit several kinds of expert knowledge not used by previous approaches. First, many test generation problems can be solved efficiently using operation relations, a novel representation of circuit behavior that connects internal component operations with directly executable circuit operations. Operation relations can be computed efficiently by searching traces of simulated circuit behavior. Second, experts write test programs rather than test vectors because programs are more readable and compact. Test programs can be constructed automatically by merging program fragments using expert-supplied goal-refinement rules and domain-independent planning techniques.
dc.format 307 p.
dc.format 44859932 bytes
dc.format 36329731 bytes
dc.format application/postscript
dc.format application/pdf
dc.language en_US
dc.relation AITR-1099
dc.subject knowledge-based systems
dc.subject VLSI
dc.subject circuit testing
dc.subject testsgeneration
dc.title Generating Circuit Tests by Exploiting Designed Behavior


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account