DSpace Repository

Formal Multilevel Hierarchical Verification of Synchronous MOS Circuits

Show simple item record

dc.creator Weise, Daniel Wayne
dc.date 2004-10-20T20:10:37Z
dc.date 2004-10-20T20:10:37Z
dc.date 1987-06-01
dc.date.accessioned 2013-10-09T02:47:58Z
dc.date.available 2013-10-09T02:47:58Z
dc.date.issued 2013-10-09
dc.identifier AITR-978
dc.identifier http://hdl.handle.net/1721.1/6958
dc.identifier.uri http://koha.mediu.edu.my:8181/xmlui/handle/1721
dc.description I have designed and implemented a system for the multilevel verification of synchronous MOS VLSI circuits. The system, called Silica Pithecus, accepts the schematic of an MOS circuit and a specification of the circuit's intended digital behavior. Silica Pithecus determines if the circuit meets its specification. If the circuit fails to meet its specification Silica Pithecus returns to the designer the reason for the failure. Unlike earlier verifiers which modelled primitives (e.g., transistors) as unidirectional digital devices, Silica Pithecus models primitives more realistically. Transistors are modelled as bidirectional devices of varying resistances, and nodes are modelled as capacitors. Silica Pithecus operates hierarchically, interactively, and incrementally. Major contributions of this research include a formal understanding of the relationship between different behavioral descriptions (e.g., signal, boolean, and arithmetic descriptions) of the same device, and a formalization of the relationship between the structure, behavior, and context of device. Given these formal structures my methods find sufficient conditions on the inputs of circuits which guarantee the correct operation of the circuit in the desired descriptive domain. These methods are algorithmic and complete. They also handle complex phenomena such as races and charge sharing. Informal notions such as races and hazards are shown to be derivable from the correctness conditions used by my methods.
dc.format 29323851 bytes
dc.format 10323223 bytes
dc.format application/postscript
dc.format application/pdf
dc.language en_US
dc.relation AITR-978
dc.title Formal Multilevel Hierarchical Verification of Synchronous MOS Circuits


Files in this item

Files Size Format View

There are no files associated with this item.

This item appears in the following Collection(s)

Show simple item record

Search DSpace


Advanced Search

Browse

My Account